Разработчик генераторов RTL-кода

Оплата не указана

Вакансия находится в архиве

YADRO

г. Санкт-Петербург

Требуемый опыт работы

От 3 до 6 лет

Тип занятости

Полная занятость

График работы

Полный день

IP Development department creates customizable microprocessor cores, technologies and software tools based on RISC-V ISA. Our clients and partners are key companies from US, Asia, Europe and Russia, developing computational platforms, storage systems, personal and smart devices, including high-performance heterogenous multicore systems with complex specialization and ISA extensions manufactured using the latest technologies up to 5nm.
We are active member of conferences and working groups on RISC-V standardization and open-source projects. Our open-source SCR1 core published under permissive license became one of the most popular RISC-V processor GitHub projects.

Purpose

Our team develops a generator of Verilog components used in the CPU cluster: coherent interconnect and AXI crossbar. The tool is used to increase productivity of hardware developers and verificators. The tool is used to generate components of various configurations including large CPU clusters that integrate dozens of CPU cores, System Level Cache banks and peripheral devices connected with thousands of individual wires.

Responsibilities

  • Development of new features, support for new hardware components
  • Fixing bugs and maintenance of the generator
  • Verification of the generator
  • Support and improvement of the automation infrastructure on Jenkins

Practical skills

  • Good Python knowledge, around 3+ years of experience.
  • Experience with Linux development environment and Git.
  • Technical English language: ability to read documentation, read and write Git commit messages.

The following expertise would be an advantage:

  • RTL hardware design and verification
  • Compiler design, data processing, transformation of model from one representation to another.
  • Development of parsers for domain specific languages.

We offer:

  • Become a part of the global process of transformation of microelectronics and create the latest RISC-V CPU, SoC and IP;
  • Hybrid or remote format: you can work in a comfortable loft-office in Moscow (Trekhgornaya Manufactory) or Saint Petersburg (Polustrovo), remotely from home, incl. from another city;
  • Possibility to choose a convenient start and end of the working day;
  • Competitive salary level (ready to appreciate your knowledge and experience) + performance bonuses;
  • Training/certification by the company (according to the agreed plan);
  • Ability to grow horizontally and vertically, and depending on results and interests to move between projects and teams;
  • Voluntary medical insurance from the start day.

Ключевые навыки

Test generation
Risc-v
Llvm
Gcc
Compiler
Компилятор
Armadillo
X86
Vliw
Vunit
Cocotb
Pyuvm
Verilog hdl
Systemverilog

Контактная информация

YADRO

Сайт: не указан

Почта: не указана

Вакансия опубликована 14.07.2024 в г. Санкт-Петербург.

Похожие вакансии

#

Москва

Полный день

Подробное описание

18 июля

#

Москва

Воронцовская

и еще 1 станция

Удаленная работа

Подробное описание

8 июля

#

Москва

Полный день

Подробное описание

13 апреля